| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-4.4.0-210/arch/xtensa/platforms/xt2000/include/platform/ |
Upload File : |
/* * platform/hardware.h * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2001 Tensilica Inc. */ /* * This file contains the hardware configuration of the XT2000 board. */ #ifndef _XTENSA_XT2000_HARDWARE_H #define _XTENSA_XT2000_HARDWARE_H #include <variant/core.h> /* * Memory configuration. */ #define PLATFORM_DEFAULT_MEM_START 0x00000000 #define PLATFORM_DEFAULT_MEM_SIZE 0x08000000 /* * Number of platform IRQs */ #define PLATFORM_NR_IRQS 3 /* * On-board components. */ #define SONIC83934_INTNUM XCHAL_EXTINT3_NUM #define SONIC83934_ADDR IOADDR(0x0d030000) /* * V3-PCI */ /* The XT2000 uses the V3 as a cascaded interrupt controller for the PCI bus */ #define IRQ_PCI_A (XCHAL_NUM_INTERRUPTS + 0) #define IRQ_PCI_B (XCHAL_NUM_INTERRUPTS + 1) #define IRQ_PCI_C (XCHAL_NUM_INTERRUPTS + 2) /* * Various other components. */ #define XT2000_LED_ADDR IOADDR(0x0d040000) #endif /* _XTENSA_XT2000_HARDWARE_H */