| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /proc/11584/root/proc/11584/root/usr/src/linux-headers-4.4.0-112/arch/m68k/include/asm/ |
Upload File : |
/* * m54xxsim.h -- ColdFire 547x/548x System Integration Unit support. */ #ifndef m54xxsim_h #define m54xxsim_h #define CPU_NAME "COLDFIRE(m54xx)" #define CPU_INSTR_PER_JIFFY 2 #define MCF_BUSCLK (MCF_CLK / 2) #include <asm/m54xxacr.h> #define MCFINT_VECBASE 64 /* * Interrupt Controller Registers */ #define MCFICM_INTC0 (MCF_MBAR + 0x700) /* Base for Interrupt Ctrl 0 */ #define MCFINTC_IPRH 0x00 /* Interrupt pending 32-63 */ #define MCFINTC_IPRL 0x04 /* Interrupt pending 1-31 */ #define MCFINTC_IMRH 0x08 /* Interrupt mask 32-63 */ #define MCFINTC_IMRL 0x0c /* Interrupt mask 1-31 */ #define MCFINTC_INTFRCH 0x10 /* Interrupt force 32-63 */ #define MCFINTC_INTFRCL 0x14 /* Interrupt force 1-31 */ #define MCFINTC_IRLR 0x18 /* */ #define MCFINTC_IACKL 0x19 /* */ #define MCFINTC_ICR0 0x40 /* Base ICR register */ /* * UART module. */ #define MCFUART_BASE0 (MCF_MBAR + 0x8600) /* Base address UART0 */ #define MCFUART_BASE1 (MCF_MBAR + 0x8700) /* Base address UART1 */ #define MCFUART_BASE2 (MCF_MBAR + 0x8800) /* Base address UART2 */ #define MCFUART_BASE3 (MCF_MBAR + 0x8900) /* Base address UART3 */ /* * Define system peripheral IRQ usage. */ #define MCF_IRQ_TIMER (MCFINT_VECBASE + 54) /* Slice Timer 0 */ #define MCF_IRQ_PROFILER (MCFINT_VECBASE + 53) /* Slice Timer 1 */ #define MCF_IRQ_UART0 (MCFINT_VECBASE + 35) #define MCF_IRQ_UART1 (MCFINT_VECBASE + 34) #define MCF_IRQ_UART2 (MCFINT_VECBASE + 33) #define MCF_IRQ_UART3 (MCFINT_VECBASE + 32) /* * Slice Timer support. */ #define MCFSLT_TIMER0 (MCF_MBAR + 0x900) /* Base addr TIMER0 */ #define MCFSLT_TIMER1 (MCF_MBAR + 0x910) /* Base addr TIMER1 */ /* * Generic GPIO support */ #define MCFGPIO_PODR (MCF_MBAR + 0xA00) #define MCFGPIO_PDDR (MCF_MBAR + 0xA10) #define MCFGPIO_PPDR (MCF_MBAR + 0xA20) #define MCFGPIO_SETR (MCF_MBAR + 0xA20) #define MCFGPIO_CLRR (MCF_MBAR + 0xA30) #define MCFGPIO_PIN_MAX 136 /* 128 gpio + 8 eport */ #define MCFGPIO_IRQ_MAX 8 #define MCFGPIO_IRQ_VECBASE MCFINT_VECBASE /* * EDGE Port support. */ #define MCFEPORT_EPPAR (MCF_MBAR + 0xf00) /* Pin assignment */ #define MCFEPORT_EPDDR (MCF_MBAR + 0xf04) /* Data direction */ #define MCFEPORT_EPIER (MCF_MBAR + 0xf05) /* Interrupt enable */ #define MCFEPORT_EPDR (MCF_MBAR + 0xf08) /* Port data (w) */ #define MCFEPORT_EPPDR (MCF_MBAR + 0xf09) /* Port data (r) */ #define MCFEPORT_EPFR (MCF_MBAR + 0xf0c) /* Flags */ /* * Pin Assignment register definitions */ #define MCFGPIO_PAR_FBCTL (MCF_MBAR + 0xA40) #define MCFGPIO_PAR_FBCS (MCF_MBAR + 0xA42) #define MCFGPIO_PAR_DMA (MCF_MBAR + 0xA43) #define MCFGPIO_PAR_FECI2CIRQ (MCF_MBAR + 0xA44) #define MCFGPIO_PAR_PCIBG (MCF_MBAR + 0xA48) /* PCI bus grant */ #define MCFGPIO_PAR_PCIBR (MCF_MBAR + 0xA4A) /* PCI */ #define MCFGPIO_PAR_PSC0 (MCF_MBAR + 0xA4F) #define MCFGPIO_PAR_PSC1 (MCF_MBAR + 0xA4E) #define MCFGPIO_PAR_PSC2 (MCF_MBAR + 0xA4D) #define MCFGPIO_PAR_PSC3 (MCF_MBAR + 0xA4C) #define MCFGPIO_PAR_DSPI (MCF_MBAR + 0xA50) #define MCFGPIO_PAR_TIMER (MCF_MBAR + 0xA52) #define MCF_PAR_SDA (0x0008) #define MCF_PAR_SCL (0x0004) #define MCF_PAR_PSC_TXD (0x04) #define MCF_PAR_PSC_RXD (0x08) #define MCF_PAR_PSC_CTS_GPIO (0x00) #define MCF_PAR_PSC_CTS_BCLK (0x80) #define MCF_PAR_PSC_CTS_CTS (0xC0) #define MCF_PAR_PSC_RTS_GPIO (0x00) #define MCF_PAR_PSC_RTS_FSYNC (0x20) #define MCF_PAR_PSC_RTS_RTS (0x30) #define MCF_PAR_PSC_CANRX (0x40) #endif /* m54xxsim_h */