| Server IP : 14.207.165.8 / Your IP : 216.73.216.26 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/4.4.0-210-generic/build/arch/nios2/include/asm/ |
Upload File : |
/* * Copyright (C) 2011 Tobias Klauser <tklauser@distanz.ch> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program. If not, see <http://www.gnu.org/licenses/>. * */ #ifndef _ASM_NIOS2_REGISTERS_H #define _ASM_NIOS2_REGISTERS_H #ifndef __ASSEMBLY__ #include <asm/cpuinfo.h> #endif /* control register numbers */ #define CTL_STATUS 0 #define CTL_ESTATUS 1 #define CTL_BSTATUS 2 #define CTL_IENABLE 3 #define CTL_IPENDING 4 #define CTL_CPUID 5 #define CTL_RSV1 6 #define CTL_EXCEPTION 7 #define CTL_PTEADDR 8 #define CTL_TLBACC 9 #define CTL_TLBMISC 10 #define CTL_RSV2 11 #define CTL_BADADDR 12 #define CTL_CONFIG 13 #define CTL_MPUBASE 14 #define CTL_MPUACC 15 /* access control registers using GCC builtins */ #define RDCTL(r) __builtin_rdctl(r) #define WRCTL(r, v) __builtin_wrctl(r, v) /* status register bits */ #define STATUS_PIE (1 << 0) /* processor interrupt enable */ #define STATUS_U (1 << 1) /* user mode */ #define STATUS_EH (1 << 2) /* Exception mode */ /* estatus register bits */ #define ESTATUS_EPIE (1 << 0) /* processor interrupt enable */ #define ESTATUS_EU (1 << 1) /* user mode */ #define ESTATUS_EH (1 << 2) /* Exception mode */ /* tlbmisc register bits */ #define TLBMISC_PID_SHIFT 4 #ifndef __ASSEMBLY__ #define TLBMISC_PID_MASK ((1UL << cpuinfo.tlb_pid_num_bits) - 1) #endif #define TLBMISC_WAY_MASK 0xf #define TLBMISC_WAY_SHIFT 20 #define TLBMISC_PID (TLBMISC_PID_MASK << TLBMISC_PID_SHIFT) /* TLB PID */ #define TLBMISC_WE (1 << 18) /* TLB write enable */ #define TLBMISC_RD (1 << 19) /* TLB read */ #define TLBMISC_WAY (TLBMISC_WAY_MASK << TLBMISC_WAY_SHIFT) /* TLB way */ #endif /* _ASM_NIOS2_REGISTERS_H */