%PDF-1.5 %���� ºaâÚÎΞ-ÌE1ÍØÄ÷{òò2ÿ ÛÖ^ÔÀá TÎ{¦?§®¥kuµùÕ5sLOšuY
Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/4.4.0-210-generic/build/arch/mips/include/asm/mach-rc32434/ |
Upload File : |
/* * Copyright 2002 Integrated Device Technology, Inc. * All rights reserved. * * DMA register definition. * * Author : ryan.holmQVist@idt.com * Date : 20011005 */ #ifndef _ASM_RC32434_DMA_V_H_ #define _ASM_RC32434_DMA_V_H_ #include <asm/mach-rc32434/dma.h> #include <asm/mach-rc32434/rc32434.h> #define DMA_CHAN_OFFSET 0x14 #define IS_DMA_USED(X) (((X) & \ (DMA_DESC_FINI | DMA_DESC_DONE | DMA_DESC_TERM)) \ != 0) #define DMA_COUNT(count) ((count) & DMA_DESC_COUNT_MSK) #define DMA_HALT_TIMEOUT 500 static inline int rc32434_halt_dma(struct dma_reg *ch) { int timeout = 1; if (__raw_readl(&ch->dmac) & DMA_CHAN_RUN_BIT) { __raw_writel(0, &ch->dmac); for (timeout = DMA_HALT_TIMEOUT; timeout > 0; timeout--) { if (__raw_readl(&ch->dmas) & DMA_STAT_HALT) { __raw_writel(0, &ch->dmas); break; } } } return timeout ? 0 : 1; } static inline void rc32434_start_dma(struct dma_reg *ch, u32 dma_addr) { __raw_writel(0, &ch->dmandptr); __raw_writel(dma_addr, &ch->dmadptr); } static inline void rc32434_chain_dma(struct dma_reg *ch, u32 dma_addr) { __raw_writel(dma_addr, &ch->dmandptr); } #endif /* _ASM_RC32434_DMA_V_H_ */