| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/4.4.0-210-generic/build/arch/arm/mach-lpc32xx/include/mach/ |
Upload File : |
/* * arch/arm/mach-lpc32xx/include/mach/entry-macro.S * * Author: Kevin Wells <kevin.wells@nxp.com> * * Copyright (C) 2010 NXP Semiconductors * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #include <mach/hardware.h> #include <mach/platform.h> #define LPC32XX_INTC_MASKED_STATUS_OFS 0x8 .macro get_irqnr_preamble, base, tmp ldr \base, =IO_ADDRESS(LPC32XX_MIC_BASE) .endm /* * Return IRQ number in irqnr. Also return processor Z flag status in CPSR * as set if an interrupt is pending. */ .macro get_irqnr_and_base, irqnr, irqstat, base, tmp ldr \irqstat, [\base, #LPC32XX_INTC_MASKED_STATUS_OFS] clz \irqnr, \irqstat rsb \irqnr, \irqnr, #31 teq \irqstat, #0 .endm