| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/4.4.0-112-generic/build/include/linux/phy/ |
Upload File : |
/* * Copyright (c) 2013-2015, Linux Foundation. All rights reserved. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 and * only version 2 as published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * */ #ifndef PHY_QCOM_UFS_H_ #define PHY_QCOM_UFS_H_ #include "phy.h" /** * ufs_qcom_phy_enable_ref_clk() - Enable the phy * ref clock. * @phy: reference to a generic phy * * returns 0 for success, and non-zero for error. */ int ufs_qcom_phy_enable_ref_clk(struct phy *phy); /** * ufs_qcom_phy_disable_ref_clk() - Disable the phy * ref clock. * @phy: reference to a generic phy. */ void ufs_qcom_phy_disable_ref_clk(struct phy *phy); /** * ufs_qcom_phy_enable_dev_ref_clk() - Enable the device * ref clock. * @phy: reference to a generic phy. */ void ufs_qcom_phy_enable_dev_ref_clk(struct phy *phy); /** * ufs_qcom_phy_disable_dev_ref_clk() - Disable the device * ref clock. * @phy: reference to a generic phy. */ void ufs_qcom_phy_disable_dev_ref_clk(struct phy *phy); int ufs_qcom_phy_enable_iface_clk(struct phy *phy); void ufs_qcom_phy_disable_iface_clk(struct phy *phy); int ufs_qcom_phy_start_serdes(struct phy *phy); int ufs_qcom_phy_set_tx_lane_enable(struct phy *phy, u32 tx_lanes); int ufs_qcom_phy_calibrate_phy(struct phy *phy, bool is_rate_B); int ufs_qcom_phy_is_pcs_ready(struct phy *phy); void ufs_qcom_phy_save_controller_version(struct phy *phy, u8 major, u16 minor, u16 step); #endif /* PHY_QCOM_UFS_H_ */