| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/4.4.0-112-generic/build/arch/mn10300/proc-mn2ws0050/include/proc/ |
Upload File : |
/* Cache specification * * Copyright (C) 2005 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * Modified by Matsushita Electric Industrial Co., Ltd. * Modifications: * 13-Nov-2006 MEI Add L1_CACHE_SHIFT_MAX definition. * 29-Jul-2008 MEI Add define for MN10300_HAS_AREAPURGE_REG. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. */ #ifndef _ASM_PROC_CACHE_H #define _ASM_PROC_CACHE_H /* * L1 cache */ #define L1_CACHE_NWAYS 4 /* number of ways in caches */ #define L1_CACHE_NENTRIES 128 /* number of entries in each way */ #define L1_CACHE_BYTES 32 /* bytes per entry */ #define L1_CACHE_SHIFT 5 /* shift for bytes per entry */ #define L1_CACHE_WAYDISP 0x1000 /* distance from one way to the next */ #define L1_CACHE_TAG_VALID 0x00000001 /* cache tag valid bit */ #define L1_CACHE_TAG_DIRTY 0x00000008 /* data cache tag dirty bit */ #define L1_CACHE_TAG_ENTRY 0x00000fe0 /* cache tag entry address mask */ #define L1_CACHE_TAG_ADDRESS 0xfffff000 /* cache tag line address mask */ #define L1_CACHE_TAG_MASK +(L1_CACHE_TAG_ADDRESS|L1_CACHE_TAG_ENTRY) /* * specification of the interval between interrupt checking intervals whilst * managing the cache with the interrupts disabled */ #define MN10300_DCACHE_INV_RANGE_INTR_LOG2_INTERVAL 4 /* * The size of range at which it becomes more economical to just flush the * whole cache rather than trying to flush the specified range. */ #define MN10300_DCACHE_FLUSH_BORDER \ +(L1_CACHE_NWAYS * L1_CACHE_NENTRIES * L1_CACHE_BYTES) #define MN10300_DCACHE_FLUSH_INV_BORDER \ +(L1_CACHE_NWAYS * L1_CACHE_NENTRIES * L1_CACHE_BYTES) #endif /* _ASM_PROC_CACHE_H */