| Server IP : 49.231.201.246 / Your IP : 216.73.216.149 Web Server : Apache/2.4.18 (Ubuntu) System : Linux 246 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64 User : root ( 0) PHP Version : 7.0.33-0ubuntu0.16.04.16 Disable Function : exec,passthru,shell_exec,system,proc_open,popen,pcntl_exec MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/4.4.0-112-generic/build/arch/arm/mach-w90x900/include/mach/ |
Upload File : |
/* * arch/arm/mach-w90x900/include/mach/regs-clock.h * * Copyright (c) 2008 Nuvoton technology corporation. * * Wan ZongShun <mcuos.com@gmail.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation;version 2 of the License. * */ #ifndef __ASM_ARCH_REGS_CLOCK_H #define __ASM_ARCH_REGS_CLOCK_H /* Clock Control Registers */ #define CLK_BA W90X900_VA_CLKPWR #define REG_CLKEN (CLK_BA + 0x00) #define REG_CLKSEL (CLK_BA + 0x04) #define REG_CLKDIV (CLK_BA + 0x08) #define REG_PLLCON0 (CLK_BA + 0x0C) #define REG_PLLCON1 (CLK_BA + 0x10) #define REG_PMCON (CLK_BA + 0x14) #define REG_IRQWAKECON (CLK_BA + 0x18) #define REG_IRQWAKEFLAG (CLK_BA + 0x1C) #define REG_IPSRST (CLK_BA + 0x20) #define REG_CLKEN1 (CLK_BA + 0x24) #define REG_CLKDIV1 (CLK_BA + 0x28) /* Define PLL freq setting */ #define PLL_DISABLE 0x12B63 #define PLL_66MHZ 0x2B63 #define PLL_100MHZ 0x4F64 #define PLL_120MHZ 0x4F63 #define PLL_166MHZ 0x4124 #define PLL_200MHZ 0x4F24 /* Define AHB:CPUFREQ ratio */ #define AHB_CPUCLK_1_1 0x00 #define AHB_CPUCLK_1_2 0x01 #define AHB_CPUCLK_1_4 0x02 #define AHB_CPUCLK_1_8 0x03 /* Define APB:AHB ratio */ #define APB_AHB_1_2 0x01 #define APB_AHB_1_4 0x02 #define APB_AHB_1_8 0x03 /* Define clock skew */ #define DEFAULTSKEW 0x48 #endif /* __ASM_ARCH_REGS_CLOCK_H */